



DATA BUFFER




ADDRESS DECODING




Prototype of this board used CPU board decoding of RC2Ax and WC22X, and routed RC2A0 and WC220 back to Experimenter Board ICs on CPU. No longer necessary, but kept in place to avoid pulling the CPU and undoing the trace cuts and jumper wires. Labels: WEXP, REXP

AM9511 APU



SERIAL CLOCK GENERATOR



MC14411 jumpers to x64
RSa,RSb jumpers off [1,1]
MC6850 5/W init to x16

F3 = 307.2kbps / 16 = 19.2kbps
F5 = 153.6kbps -> 9.6kbps
F7 = 76.8kbps -> 4.8kbps
F9 = 19.2kbps -> 1.2kbps
F14 = 4.8kbps -> 300bps

SERIAL PORTS (TTL & RS232)

